What to Do?
Make each layer as thin as possible.
Reduce Er.
Replace columns with balls or socket.
Ground vias in package close to signals.
Select proper via pattern in PCB.
On-chip bypass capacitance.
Previous slide
Next slide
Back to first slide
View graphic version