Core Switching Currents

• Largest peak at clock edge - Max. dI/dt

• Next peak one gate delay later

• Most charge required at low frequency

• Low frequency current varies 4:1 from cycle to cycle

Previous slide

Next slide

Back to first slide

View graphic version