High Frequency Design Issues

• Increased on-chip switching current

• CMOS Transfer Characteristics

• 0.25 um CMOS noise margins

• On-chip gate capacitance

• Additional on-chip capacitance

• Buried substrate capacitance

• External LICA’s

• Example

Previous slide

Next slide

Back to first slide

View graphic version